

**Integrated Ashing and Implant Annealing Method**

5

Woo Sik Yoo

**BACKGROUND**1. **Field of Invention**

- 10 [0100] This invention generally relates to semiconductor manufacturing methods and, more particularly, to a method for removing organic films and materials used during semiconductor wafer fabrication.

2. **Related Art**

- 15 [0101] New processing and manufacturing techniques are continuously being developed to make further advancements in the development of semiconductor devices, especially semiconductor devices of decreased dimensions.
- [0102] An important aspect of the semiconductor device fabrication process is the removal of the photoresist film. As the size of semiconductor devices continues to
- 20 decrease, typical photoresist removal methods must be able to increase the rate of residual-free resist removal, and must decrease the amount of damage caused in the substrate layers underlying the resist film.
- [0103] Typically two types of ashing methods exist--a wet method and a dry method. The wet method is generally preferable to the dry method, since it does
- 25 not damage the underlying substrate. However, in wet ashing methods the chemical bath that is needed to remove the resist can also contaminate the substrate. In addition, particles that remain in the chemical bath can re-adhere to the substrate. Thus, in the wet ashing method a cleaning step is required before the substrate is ready for the anneal process.
- 30 [0104] The dry ashing method typically includes exposing the substrate and the photo resist to a plasma. The plasma formation occurs at low pressure. Thus, the amount of reactive gas available to the removal process is low. For example, in an oxygen plasma that is formed at about 1 Torr, the amount of O<sub>2</sub> available to react with the photoresist is about 1000 times less than is available in air.

[0105] Unfortunately, substrate damage can occur as the substrate is exposed to the plasma due to the ion bombardment. In addition, dry ashing methods usually leave residue on the wafer surface even after the ashing processes are complete. As a result, the photoresist stripped wafer has to be reprocessed by wet cleaning  
5 before conducting an ion implant anneal or other process, which adds another level of complexity to the overall substrate processing.

[0106] What is needed, therefore, is an ashing method that reduces damage to the substrate, reduces the amount of residue and particle contaminates remaining on the stripped substrate and increases the throughput of the ashing process.

10

### SUMMARY

[0107] The present invention provides a method for removing a resist from the surface of a substrate that reduces damage to the underlying substrate and reduces the amount of  
15 residue and particles remaining on the substrate after the resist removal process. The rate at which substrates are processed can be increased, since process steps typically associated with resist removal methods can be eliminated in the present invention.

[0108] In one example, after an ion implantation step, thermal ashing is conducted in a high oxygen concentrated environment. The environment may be maintained, for  
20 example, between about 1~100% O<sub>2</sub>, at a pressure of between about 100 to about 760 Torr at low temperatures, for example, up to between about 700°C and 1300°C, to remove the resist.

[0109] Since, for example, resist consists of Carbon (C), Hydrogen (H) and Oxygen (O); the products of reaction of the thermal oxidation of the resist include CO<sub>2</sub> and H<sub>2</sub>O. The  
25 process of the present invention includes a substantial amount of oxygen to ensure that the resist is completely oxidized. The completeness of the oxidation is such that it leaves no residue or other contaminates to remain on the substrate.

[0110] In another example of the present invention, the thermal ashing process occurs after ion implantation and before metallization, thus, maintaining the processing  
30 temperature near 700° C does not affect the substrate structure. Advantageously, conducting the thermal ashing at a temperature less than 700°C does not affect redistribution or activation of the implanted species.

[0111] In yet another example of the invention, the thermal ashing process is conducted in a "one step" process. A substrate at ambient temperature is positioned in a processing

chamber filled with pure oxygen, which has been pre-heated to implant annealing temperatures (e.g. up to about 1300° C). Advantageously, as the substrate heats from ambient to the annealing temperature, the thermal ashing process commences. However, the thermal ashing process is complete before the substrate temperature reaches a steady-  
5 state temperature equivalent to the annealing temperature. Once the substrate reaches the annealing temperature, the implanted species is electrically activated.

[0112] In another example, the same thermal ashing process can be used after a metallization process at temperatures below the critical melting temperatures of the metals. For example, exposing a substrate and resist to a 100% oxygen rich environment  
10 at 400° C at 760 Torr can remove a typical resist layer in about 30 minutes. However, the temperatures are low enough that the metal is not affected. Using thermal ashing after metallization while not using a plasma eliminates adverse affects caused because of the interaction of the metal and the plasma. Advantageously, since the cation and the electron typically included in a plasma ashing process are not employed, the wafer surface and  
15 other layers are not damaged.

[0113] In one aspect, an ashing method is provided including providing a substrate having a resist layer and implanted elements, and placing the substrate into a first processing chamber. The method also includes introducing substantially pure oxygen into the first processing chamber at a first partial pressure above 100 Torr; and varying  
20 the temperature of an internal environment of the first processing chamber to cause the oxygen to oxidize the resist layer to remove the resist layer from the substrate.

[0114] In another aspect, an ashing method is provided including introducing substantially pure oxygen into an internal environment of a first processing chamber to a first partial pressure; maintaining the internal environment of the first processing chamber  
25 at a first annealing temperature; and introducing a substrate having a first temperature and a resist layer formed thereon into the internal environment of the first processing chamber allowing the resist to be oxidized as the substrate heats from the first temperature to the annealing temperature.

[0115] In yet another aspect, an ashing method is provided including providing a  
30 substrate having a resist layer formed thereon and placing the substrate into an internal environment of a first processing chamber; introducing substantially pure oxygen into the internal environment of the first processing chamber at a first partial pressure of between 100 Torr and 1000 Torr; increasing a first temperature of the internal environment of the first processing chamber to a second temperature causing the substantially pure oxygen to

react with the resist layer to oxidize the resist layer; and increasing the second temperature to a third temperature.

[0116] One advantageous aspect of the thermal ashing of the present invention is that wet cleaning process steps usually carried out between the conventional stripping and ion  
5 implantation annealing can be reduced or eliminated.

[0117] Since no plasma is created using the thermal ashing process of the present invention to remove the resist, ion damage to the substrate is eliminated.

[0118] These and other features and advantages of the present invention will be more readily apparent from the detailed description of the preferred embodiments set forth  
10 below taken in conjunction with the accompanying drawings.

### BRIEF DESCRIPTION OF THE DRAWINGS

[0119] FIG. 1 is a schematic illustration of a side view of an embodiment of a  
15 semiconductor wafer processing system that establishes a representative environment of the present invention;

[0120] FIG. 2 is a simplified cross-sectional view of a thermal processing chamber in accordance with an embodiment of the present invention;

[0121] FIG. 3 is a flowchart of an embodiment of the process of the present invention;  
20 and

[0122] FIG. 4 is a flow chart illustrating yet another embodiment of the present invention

### DETAILED DESCRIPTION

25 [0100] FIG. 1 is a schematic illustration of a side view of one embodiment of a semiconductor wafer processing system 100 that establishes a representative environment of the present invention. Processing system 100 includes a loading station 130 which has multiple platforms 104 for supporting and moving a wafer cassette 106 up and into a loadlock 108. Wafer cassette 106 may be a removable cassette which is loaded into a  
30 platform 104, either manually or with automated guided vehicles (AGV). Wafer cassette 106 may also be a fixed cassette, in which case wafers are loaded onto cassette 106 using conventional atmospheric robots or loaders (not shown). Once wafer cassette 106 is inside loadlock 108, loadlock 108 and transfer chamber 110 are maintained at atmospheric pressure or else are pumped down to vacuum pressure using a pump 112. A

robot 114 within transfer chamber 110 rotates toward loadlock 108 and picks up a wafer 116 from cassette 106. A reactor or thermal processing chamber 120, which may also be at atmospheric pressure or under vacuum, accepts wafer 116 from robot 114 through a gate valve 118. Optionally, additional reactors may be added to the system, for example thermal processing chamber 122. Robot 114 then retracts and, subsequently, gate valve 118 closes to begin the processing of wafer 116. After wafer 116 is processed, gate valve 118 opens to allow robot 114 to remove and place wafer 116. Optionally, a cooling station (not shown) is provided, which allows the newly processed wafers, which may have temperatures upwards of 100 °C, to cool before they are placed back into a wafer cassette in loadlock 108. A representative processing system is disclosed in U. S. Patent No. 6,410,455, which is herein incorporated by reference for all purposes.

[0101] In accordance with the present invention, thermal processing chambers 120 and 122 can be single wafer rapid thermal furnace (SRTF) systems, such as those used in thermal anneals. In other embodiments, thermal processing chambers 120 and 122 can be other types of reactors, such as those used for dopant diffusion, thermal oxidation, nitridation, chemical vapor deposition, and similar processes.

[0102] FIG. 2 is a simplified cross-sectional view of thermal processing chamber 120 (and 122) in accordance with an embodiment of the present invention. Externally, thermal processing chamber 120 may be a metallic shell 202 preferably made of aluminum or similar metal, defining an opening 204 configured to receive a wafer for processing.

[0123] Thermal processing chamber 120 includes a process tube 204, which defines an interior cavity 206 in which processing of wafer 208 can occur. In one embodiment, process tube 204 may be constructed with a substantially rectangular cross-section, having a minimal internal volume surrounding wafer 208. Process tube 204 can be made of quartz, but may be made of silicon carbide,  $\text{Al}_2\text{O}_3$ , or other suitable material. Process tube 204 can be capable of being pressurized with pressures between about 0.001 Torr to 1000 Torr, for example, between about 0.1 Torr and about 760 Torr.

[0124] Positioned within cavity 206 of process tube 204 are wafer support standoffs 210, which support the single wafer 208. Standoffs 210 may be any high temperature resistant material, such as quartz. In some embodiments, standoffs 210 may have a height of between about 50  $\mu\text{m}$  and about 20 mm.

[0125] Process tube 204 includes inlet and exhaust ports 126 for receiving and expelling gases.

5 [0126] Referring again to FIG. 2, process tube 204 is substantially surrounded by heating elements 212. Heat diffusing members 214 can be positioned proximate to heating elements 212 so as to be between heating elements 212 and process tube 204. Heat diffusing members 214 absorb the thermal energy output from heating elements 212 and dissipate the heat evenly across process tube 204. Heat diffusing members 214 may be any suitable heat diffusing material that has a sufficiently high thermal conductivity, preferably silicon carbide,  $\text{Al}_2\text{O}_3$ , or graphite.

10 [0127] Opening 216 provides access for the loading and unloading of wafer 208 before and after processing. Opening 216 may be a relatively small opening. In one embodiment, opening 216 may have a height and width large enough to accommodate a wafer of between about 0.5 to 2 mm thick and up to about 300 mm (~12 in.) in diameter, and a portion of robot 106 (FIG. 1) passing therethrough. The height of opening 216 can be between about 18 mm and 50 mm, for example, no greater than about 20 mm. It should be understood that the size of process tube 204 and opening 216 can be made any size large enough to accommodate the processing of any sized wafer.

15 [0128] FIG. 3 is a flowchart of the thermal ashing process (300) of the present invention.

[0129] In one embodiment, a silicon substrate or wafer is provided. In this embodiment, the wafer has undergone an ion implant process (s302). For example, a substrate having an N well and a P well formed thereon. The p-type impurity and n-type impurity are separately implanted while covering respective parts of the silicon substrate with the resist mask. While forming MOS transistors in the N well and the P well respectively, the p-type impurity and the n-type impurity are ion-implanted selectively into the N well and the P well. A resist mask is used to cover one of the N well and the P well, since different impurities are to be implanted into the N wells and the P wells, respectively. For example, n-type impurities may include phosphorus and arsenic, while p-type impurities may include boron.

20 [0130] Before being able to continue with the ion-implantation process, the resist is removed.

[0131] In one embodiment of the present invention, the resist removal process begins by loading wafer 208 into processing chamber 120 through the load/unload chamber 108 to be placed on wafer standoffs 210 (s304). Immediately after this placement, gate valve 118 is closed.

5 [0132] A reaction gas of up to substantially 100% pure O<sub>2</sub>, is introduced into processing chamber 120 after the placement of wafer 208 in processing chamber 120 (s306). The partial pressure of the oxygen in processing chamber 120 is adjusted, for example, to between about 100 Torr and 1000 Torr, preferably about 760 Torr. In some embodiments, small amounts of cleaning gases and/or steam  
10 can be allowed to flow with the oxygen to facilitate the removal of the resist residue. The cleaning gases can include, for example, CF<sub>4</sub>, F<sub>2</sub> and the like.

[0133] The temperature of the internal environment of processing chamber 120 is ramped up from ambient or, alternatively, from a pre-heated temperature to up to about 700° C to about 1200° C.

15 [0134] Under these temperature and pressure conditions, O<sub>2</sub> reacts with the resist layer. Since the resist layer is made of carbon, hydrogen and oxygen, the oxidation of the resist layer yields CO<sub>2</sub> and H<sub>2</sub>O. The high concentration of O<sub>2</sub> at the elevated temperatures ensures that the oxidation of the resist is complete, thus leaving no residual to remain on wafer 208. If necessary or desired, the remaining  
20 O<sub>2</sub>, CO<sub>2</sub> and H<sub>2</sub>O are subsequently exhausted away (s308). In some embodiments, processing chamber 120 may be purged using, for example, nitrogen to remove all oxygen before commencing with annealing.

[0135] In one example, a substrate and resist held in processing chamber 120 at about 400° C in a substantially 100% pure oxygen environment, the removal rate  
25 of photoresist can be made to be about 0.01 μm/min to about 5 μm/min.

[0136] Once the ashing process is complete, the temperature in processing chamber 122 is raised to an annealing temperature between, for example 700° C and 1200° C to activate the implanted species (s310). In one embodiment, the transition from the thermal ashing range of temperatures to the annealing  
30 temperature may be continuous.

[0137] Alternatively, wafer 208 can be removed from processing chamber 120 and placed in an annealing chamber, such as processing chamber 122 (FIG. 1). The temperature in processing chamber 122 is raised to an annealing temperature between, for example 700° C and 1200° C to activate the implanted species

(s310). Advantageously, using two chambers to separately conduct the thermal ashing and annealing may increase the wafer throughput.

[0138] FIG. 4 is a flow chart illustrating yet another embodiment of the present invention. In this embodiment, thermal ashing process 400 of the present invention can be accomplished using a single processing chamber 120 in a so-called "one step" process. In this embodiment, wafer 208 having a resist formed thereon is loaded in to processing chamber 120 (s402). The temperature of wafer 208 is at an ambient temperature (or at a temperature well below the present temperature of the processing chamber). The temperature of the internal environment of processing chamber 120 is maintained at a given processing temperature suitable for annealing, such as between about 900° C and about 1200° C.

[0139] The reaction gas of substantially pure oxygen is introduced (s406) into processing chamber 120, thus exposing wafer 208 and the resist to the oxygen and initiating the oxidation of the resist.

[0140] As wafer 208 heats from its ambient temperature to the annealing temperature of the processing chamber environment, the resist is oxidized, forming CO<sub>2</sub> and H<sub>2</sub>O (s408). The resulting by-products of the reaction, CO<sub>2</sub> and H<sub>2</sub>O, as well as any remaining O<sub>2</sub>, can then be removed, if desired, from processing chamber 120 (s410).

[0141] As wafer 208 continues to heat towards a steady-state annealing temperature, the resist stripped wafer undergoes an implant anneal to activate the implanted impurities (s412).

[0142] The thermal ashing process of the present invention removes the resist without using a plasma and at temperatures below the critical temperature at which aluminum structures are compromised. Thus, the thermal ashing process of the present invention can be used to remove resist even in the presence of Al or other similar types of metals.

[0143] The thermal ashing process of the present invention has been described above as typically preceding an implant anneal. However, it should be understood by those of ordinary skill in the art that the thermal ashing process of the present invention, can be used to remove a resist layer prior to or proceeding most semiconductor manufacturing processes, such as diffusion, oxidation and deposition processes.



**[0144]** Having thus described embodiments of the present invention, persons skilled in the art will recognize that changes may be made in form and detail without departing from the scope of the invention. For example, the ashing and implant anneal process of the present invention can be accomplished in a batch  
5 wafer processing system to increase the throughput of wafers. Thus the invention is limited only by the following claims.